Fundamentals of Digital Design for VLSI Chip Design
Ends soon! Keep adding new skills with 10,000+ programs for $239 (usually $399). Save now.
Fundamentals of Digital Design for VLSI Chip Design
This course is part of Chip based VLSI design for Industrial Applications Specialization
Instructor: Subject Matter Expert
19,039 already enrolled
Included with
Learn more
135 reviews
Recommended experience
135 reviews
Recommended experience
Skills you'll gain
Tools you'll learn
Details to know
4 assignments
See how employees at top companies are mastering in-demand skills
Build your subject-matter expertise
- Learn new concepts from industry experts
- Gain a foundational understanding of a subject or tool
- Develop job-relevant skills with hands-on projects
- Earn a shareable career certificate
There are 4 modules in this course
This comprehensive learning module delves into Boolean algebra and its applications in digital circuit design, covering fundamental concepts like Boolean variables, logic gates, and their relationship with digital logic circuits. Participants explore Boolean expressions, simplification techniques, and consensus theorems, including the advanced Quine McCluskey method.
The module also addresses combinational circuits, detailing the design and functionality of adders, subtractors, parity circuits, and multipliers. Encoding complexities are navigated with insights into encoders, decoders, multiplexers, and demultiplexers. Binary shifting operations, emphasizing logical and arithmetic shifting with multiplexers for efficient design, are covered. Moving forward, the module provides an in-depth exploration of sequential circuits, including latch and flip-flop circuits like SR latch, JK flip-flop, and more. Hazards in digital circuits, along with registers, bidirectional shift registers, and various counters, are thoroughly explained. The exploration concludes with Mealy and Moore state sequential circuits. Additionally, participants gain a comprehensive understanding of memory systems, programmable logic devices, and VLSI physical design considerations. The module covers SRAM and DRAM, tri-state digital buffers, Read-Only Memory (ROM), and Programmable Logic Devices (PLD) such as PROM, PLA, and PAL. Architecture and implementation of Complex Programmable Logic Devices (CPLD) and Field-Programmable Gate Arrays (FPGA) are discussed, along with the VLSI design cycle and design styles for CPLD, SPLD, and FPGA. By the end of this course, you will be able to: ο Understand the distinctions between analog and digital signals and the transformative benefits of digitization. ο Comprehend various number systems, Boolean algebra, and its application to logic gates. ο Master Boolean expression manipulation, canonical forms, and simplification techniques. ο Proficiently handle SOP and POS expressions, recognizing relationships between minterms and maxterms. ο Recognize the universality of NAND and NOR gates, implementing functions using De Morgan's Law. ο Master Karnaugh map techniques, including advanced methods and handling don't care conditions. ο Gain a comprehensive understanding of combinational circuits, covering principles and applications. ο Understand binary addition principles and design various adder circuits, including 4-bit ripple carry adders. ο Explore advanced adder designs for arithmetic operations. ο Proficiently design binary subtractors, analyze overflow/underflow scenarios, and understand signed number representation. ο Understand parity generation, detection, and various methods of binary multiplication. ο Master the design and application of various multipliers, incorporating the Booth algorithm. ο Understand applications of comparators, encoders, and decoders in digital systems. ο Proficiently use multiplexers and demultiplexers in digital circuit design, recognizing their role as function generators. ο Understand binary shifting operations, designing logical shifters, and principles of arithmetic and barrel shifting. ο Grasp foundational principles of sequential circuits, focusing on storage elements and designing an SR latch. ο Understand the operation of JK flip-flops, addressing race around conditions, and design master-slave JK flip-flops and Gated SR latches. ο Gain proficiency in designing and analyzing various types of counters in sequential circuits. ο Understand principles and design techniques for Mealy and Moore state sequential circuits. ο Grasp fundamental principles of memory, differentiating internal structures between SRAM and DRAM, and gain practical skills in addressing memory, controlling tri-state digital buffers, and understanding ROM, PLD, and various PLDs.
This comprehensive learning module provides a detailed exploration of Boolean algebra and its practical applications in digital circuit design. Participants will delve into fundamental concepts such as Boolean variables, logic gates, and the relationship between Boolean algebra and digital logic circuits. The module progresses to cover Boolean expressions, simplification techniques, and the derivation of consensus theorems. Practical aspects, including the implementation of Boolean functions using universal gates and the use of Karnaugh maps for simplification, are thoroughly examined. The module also introduces the Quine McCluskey method as an advanced tool for Boolean expression simplification.
What's included
45 videos3 readings1 assignment
45 videosβ’Total 329 minutes
- About the Specializationβ’3 minutes
- About the Courseβ’6 minutes
- Need for Digital Logic Designβ’8 minutes
- Introduction to Different Number System and their Conversions - Part 1 β’5 minutes
- Introduction to Different Number System and their Conversions - Part 2 β’5 minutes
- Introduction to Different Number System and their Conversions - Part 3β’7 minutes
- Introduction to Different Number System and their Conversions - Part 4β’3 minutes
- Introduction to Different Number System and their Conversions - Part 5β’15 minutes
- Introduction to Various Codes in Digital System - Part 1β’9 minutes
- Introduction to Various Codes in Digital System - Part 2β’7 minutes
- Introduction to Various Codes in Digital System - Part 3β’10 minutes
- Introduction to Boolean Algebra and Boolean Theorems - Part 1β’5 minutes
- Introduction to Boolean Algebra and Boolean Theorems - Part 2β’6 minutes
- Introduction to Boolean Algebra and Boolean Theorems - Part 3β’8 minutes
- Minimization of Boolean Expressions by using Theorems - Part 1β’9 minutes
- Minimization of Boolean Expressions by using Theorems - Part 2β’6 minutes
- Minimization of Boolean Expressions by using Theorems - Part 3β’10 minutes
- Minimization of Boolean Expressions by using Theorems - Part 4β’6 minutes
- Minimization of Boolean Expressions by using Theorems - Part 5β’10 minutes
- Canonical Forms in Digital Logic - SOP Part 1β’7 minutes
- Canonical Forms in Digital Logic - SOP Part 2β’9 minutes
- Canonical Forms in Digital Logic - POS Part 1β’6 minutes
- Canonical Forms in Digital Logic - POS Part 2β’8 minutes
- Implementation of Boolean Functions with NAND and NOR Gates - Part 1β’8 minutes
- Implementation of Boolean Functions with NAND and NOR Gates - Part 2β’10 minutes
- Implementation of Boolean Functions with NAND and NOR Gates - Part 3β’2 minutes
- Implementation of Boolean Functions with NAND and NOR Gates - Part 4β’11 minutes
- Implementation of Boolean Functions with NAND and NOR Gates - Part 5β’1 minute
- Introduction to Karnaugh Map β’9 minutes
- 2 and 3 Variable K-Map Simplification with Examples - Part 1β’7 minutes
- 2 and 3 Variable K-Map Simplification with Examples - Part 2β’9 minutes
- 2 and 3 Variable K-Map Simplification with Examples - Part 3β’11 minutes
- 2 and 3 Variable K-Map Simplification with Examples - Part 4β’7 minutes
- 2 and 3 Variable K-Map Simplification with Examples - Part 5β’4 minutes
- 2 and 3 Variable K-Map Simplification with Examples - Part 6β’7 minutes
- 4 Variable K-Map Simplification with Examples - Part 1β’8 minutes
- 4 Variable K-Map Simplification with Examples - Part 2β’8 minutes
- 4 Variable K-Map Simplification with Examples - Part 3β’8 minutes
- K-Map Simplification for POS Expressions - Part 1β’7 minutes
- K-Map Simplification for POS Expressions - Part 2β’8 minutes
- K-Map Simplification for POS Expressions - Part 3β’9 minutes
- Quine-McCluskey Method to Simplify Digital Logic - Part 1β’6 minutes
- Quine-McCluskey Method to Simplify Digital Logic - Part 2β’8 minutes
- Quine-McCluskey Method to Simplify Digital Logic - Part 3β’5 minutes
- Quine-McCluskey Method to Simplify Digital Logic - Part 4β’8 minutes
3 readingsβ’Total 30 minutes
- Specialization Readingβ’10 minutes
- Course Readingβ’10 minutes
- Course Glossaryβ’10 minutes
1 assignmentβ’Total 30 minutes
- Assignment on Digital Fundamentalsβ’30 minutes
This comprehensive module delves into the intricate world of combinational circuits and arithmetic operations in digital systems. Participants will explore the design and functionality of various circuits, including adders, subtractors, parity circuits, and multipliers. The module navigates through the complexities of encoding and decoding, introducing different types of encoders, decoders, multiplexers, and demultiplexers. Additionally, the module covers binary shifting operations, including logical and arithmetic shifting, utilizing multiplexers for efficient design.
What's included
35 videos1 assignment
35 videosβ’Total 225 minutes
- Design of Binary Adder Part-1 β’4 minutes
- Design of Binary Adder Part-2β’10 minutes
- Design of Binary Adder Part-3β’12 minutes
- Design of Multibit Adder Part-1β’6 minutes
- Design of Multibit Adder Part-2β’6 minutes
- Design of Binary Subtractor Part-1β’5 minutes
- Design of Binary Subtractor Part-2β’2 minutes
- Design of Binary Subtractor Part-3β’10 minutes
- Design of Binary Subtractor Part-4β’8 minutes
- Design of Parity Circuitsβ’7 minutes
- Design of Unsigned Multiplier Part-1β’9 minutes
- Design of Unsigned Multiplier Part-2β’6 minutes
- Design of Signed Multiplier Part-1β’8 minutes
- Design of Signed Multiplier Part-2β’7 minutes
- Design of Signed Multiplier Part-3β’5 minutes
- Design of Signed Multiplier Part-4β’7 minutes
- Design of Signed Multiplier Part-5β’4 minutes
- Design of Magnitude Comparator Part-1β’6 minutes
- Design of Magnitude Comparator Part-2β’8 minutes
- Design of Magnitude Comparator Part-3β’4 minutes
- Design of Encoder Part-1β’8 minutes
- Design of Encoder Part-2β’3 minutes
- Design of Decoder Part-1β’4 minutes
- Design of Decoder Part-2β’9 minutes
- Design of Decoder Part-3β’5 minutes
- Design of Multiplexer Part-1β’7 minutes
- Design of Multiplexer Part-2β’3 minutes
- Design of Multiplexer Part-3β’8 minutes
- Design of Demultiplexer Part-1β’9 minutes
- Design of Demultiplexer Part-2β’7 minutes
- Design of Shifters 1 Part-1β’6 minutes
- Design of Shifters 1 Part-2β’4 minutes
- Design of Shifters 1 Part-3β’5 minutes
- Design of Shifters 2 Part-1β’6 minutes
- Design of Shifters 2 Part-2β’7 minutes
1 assignmentβ’Total 30 minutes
- Assessment on Combinational Logic Designβ’30 minutes
This comprehensive module provides an in-depth exploration of sequential circuits, covering the fundamental concepts, storage elements, and various types of flip-flops. Participants will gain insights into the design and operation of latch and flip-flop circuits, including SR latch, JK flip-flop, master-slave JK flip-flop, Gated SR latch, D latch, and D flip-flop. The module delves into hazards in digital circuits and explains the characteristics and applications of sequential circuits. Furthermore, the structure, operation, and types of registers are examined, alongside bidirectional shift registers. The module concludes with an extensive coverage of counters, including ring counters, Johnson counters, asynchronous up/down counters, synchronous up/down counters, and mod-n synchronous counters. The concepts of Mealy and Moore state sequential circuits are introduced, including the design of state diagrams, equivalent state tables, and reduction techniques.
What's included
24 videos1 assignment
24 videosβ’Total 167 minutes
- Design of Sequential Circuits: SR Latch and Flip Flop - Part 1β’5 minutes
- Design of Sequential Circuits: SR Latch and Flip Flop - Part 2β’10 minutes
- Design of Sequential Circuits: JK Flip Flopβ’9 minutes
- Design of Sequential Circuits: D & T Latches and Flip Flops - Part 1β’8 minutes
- Design of Sequential Circuits: D & T Latches and Flip Flops - Part 2β’7 minutes
- Design of Sequential Circuits: Registers - Part 1 β’2 minutes
- Design of Sequential Circuits: Registers - Part 2β’5 minutes
- Design of Sequential Circuits: Registers - Part 3β’11 minutes
- Design of Sequential Circuits: Asynchronous Counters - Part 1 β’6 minutes
- Design of Sequential Circuits: Asynchronous Counters - Part 2β’9 minutes
- Design of Sequential Circuits: Synchronous Counters - Part 1β’9 minutes
- Design of Sequential Circuits: Synchronous Counters - Part 2β’5 minutes
- Design of Sequential Circuits: Synchronous Counters - Part 3β’9 minutes
- Design of Sequential Circuits: Synchronous Counters - Part 4β’9 minutes
- Design of Sequential Circuits: Synchronous Counters - Part 5β’4 minutes
- Design of Sequential Circuits: Synchronous Counters - Part 6β’7 minutes
- Finite State Machines - Mealy State Sequential circuits - Part 1 β’5 minutes
- Finite State Machines - Mealy State Sequential circuits - Part 2β’7 minutes
- Finite State Machines - Mealy State Sequential circuits - Part 3β’5 minutes
- Finite State Machines - Mealy State Sequential circuits - Part 4β’9 minutes
- Finite State Machines - Moore State Sequential circuits - Part 1 β’6 minutes
- Finite State Machines - Moore State Sequential circuits - Part 2β’6 minutes
- Finite State Machines - Moore State Sequential circuits - Part 3β’6 minutes
- Finite State Machines - Moore State Sequential circuits - Part 4β’8 minutes
1 assignmentβ’Total 30 minutes
- Assessment on Sequential Logic Designβ’30 minutes
This module provides a comprehensive understanding of memory systems and programmable logic devices, along with insights into physical design considerations in VLSI. Participants will explore various types of memories, including SRAM and DRAM, examining their internal structures and addressing mechanisms. The module covers tri-state digital buffers, Read-Only Memory (ROM), Programmable Logic Devices (PLD) such as PROM, PLA, and PAL. Additionally, the architecture and implementation of Complex Programmable Logic Devices (CPLD) and Field-Programmable Gate Arrays (FPGA) are discussed. The module delves into the VLSI design cycle, hierarchical design, routing, compaction, extraction, and verification. Various VLSI design styles are explored, and the design processes for CPLD, SPLD, and FPGA are elucidated.
What's included
27 videos1 assignment
27 videosβ’Total 185 minutes
- Memory and Its Types - Part 1 β’7 minutes
- Memory and Its Types - Part 2β’6 minutes
- Addressing of Memory - Part 1 β’8 minutes
- Addressing of Memory - Part 2β’10 minutes
- Digital Design Using PROM - Part 1β’7 minutes
- Digital Design Using PROM - Part 2β’4 minutes
- Digital Design Using PLA - Part 1β’7 minutes
- Digital Design Using PLA - Part 2β’6 minutes
- Digital Design Using PLA - Part 3β’4 minutes
- Digital Design Using PLA - Part 4β’10 minutes
- Digital Design Using PLA - Part 5β’7 minutes
- Digital Design Using PAL - Part 1β’4 minutes
- Digital Design Using PAL - Part 2β’7 minutes
- Digital Design Using PAL - Part 3β’5 minutes
- Digital Design Using PAL - Part 4β’5 minutes
- Digital Design Using PAL - Part 5β’7 minutes
- Introduction to CPLD and FPGA 1 - Part 1β’7 minutes
- Introduction to CPLD and FPGA 1 - Part 2β’7 minutes
- Introduction to CPLD and FPGA 2 - Part 1β’5 minutes
- Introduction to CPLD and FPGA 2 - Part 2β’10 minutes
- VLSI Design Flow 1 - Part 1 β’4 minutes
- VLSI Design Flow 1 - Part 2β’9 minutes
- VLSI Design Flow 1 - Part 3β’7 minutes
- VLSI Design Flow 2 - Part 1 β’8 minutes
- VLSI Design Flow 2 - Part 2β’8 minutes
- VLSI Design Flow 3 - Part 1 β’8 minutes
- VLSI Design Flow 3 - Part 2β’7 minutes
1 assignmentβ’Total 30 minutes
- Assessment on Programmable Logic Devicesβ’30 minutes
Earn a career certificate
Add this credential to your LinkedIn profile, resume, or CV. Share it on social media and in your performance review.
Instructor
Offered by
Explore more from Electrical Engineering
Course
Category: Credit offered- L
L&T EduTech
Course
Category: Credit offered Course
Category: Credit offered
Why people choose Coursera for their career
Learner reviews
- 5 stars
70.37%
- 4 stars
17.03%
- 3 stars
7.40%
- 2 stars
0.74%
- 1 star
4.44%
Showing 3 of 135
Reviewed on Jul 9, 2025
The course is very good, helps you create a strong fundamental foundation. Loved it!
Reviewed on Jul 28, 2024
Very good course on digital design but few quizes/grade assessments have incorrect answers
Reviewed on Dec 1, 2024
cover every topic in detail with very well explanation and examples
Frequently asked questions
To access the course materials, assignments and to earn a Certificate, you will need to purchase the Certificate experience when you enroll in a course. You can try a Free Trial instead, or apply for Financial Aid. The course may offer 'Full Course, No Certificate' instead. This option lets you see all course materials, submit required assessments, and get a final grade. This also means that you will not be able to purchase a Certificate experience.
When you enroll in the course, you get access to all of the courses in the Specialization, and you earn a certificate when you complete the work. Your electronic Certificate will be added to your Accomplishments page - from there, you can print your Certificate or add it to your LinkedIn profile.
Yes. In select learning programs, you can apply for financial aid or a scholarship if you canβt afford the enrollment fee. If fin aid or scholarship is available for your learning program selection, youβll find a link to apply on the description page.
More questions
Financial aid available,
