simple verilog digital circuits sampels (halfAdder, fullAdder, ALSU , ...)
- Updated
- Verilog
![]() |
VOOZH | about |
simple verilog digital circuits sampels (halfAdder, fullAdder, ALSU , ...)
Performed power analysis of a half subtractor circuit using parametric analysis for 180nm technology with Cadence Virtuoso
A collection of Verilog code examples, perfect for beginners or anyone looking to learn Verilog. These examples are based on my homework assignments from my university and include comments and explanations to help you understand the code better. Check out the link below for more information about Verilog!! 👇
Some logic circuits for studies and reviews
Add a description, image, and links to the fullsubtractor topic page so that developers can more easily learn about it.
To associate your repository with the fullsubtractor topic, visit your repo's landing page and select "manage topics."