VOOZH about

URL: https://github.com/topics/logic-circuit-design

⇱ logic-circuit-design · GitHub Topics · GitHub


Skip to content
#

logic-circuit-design

Here are 17 public repositories matching this topic...

This repository contains Verilog HDL implementations of Half Adders, Full Adders, and 4-bit Adders, designed at three different abstraction levels: Gate Level, Dataflow Level, and Behavioral Level. These designs are fundamental to digital electronics, and this project showcases the versatility of Verilog in modeling and simulating digital circuits.

  • Updated
  • Verilog

I designed this logic circuit of a 3x3 Three Bit Multiplier as a project of my CSCI - 240 Computer Organization and Assembly Language Course at Queens College of the City University of New York. Here I am uploading the .circ file of the logic circuit that I designed with logisim.

  • Updated

Improve this page

Add a description, image, and links to the logic-circuit-design topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the logic-circuit-design topic, visit your repo's landing page and select "manage topics."

Learn more

You can’t perform that action at this time.